Po-An Tsai  

 



  ![](/sites/default/files/person/poan.jpg)

  

 Po-An Tsai joined NVIDIA Research in July 2019. His research focuses on computer system and architecture. Specifically, he works on memory hierarchy design, resource management in parallel systems, and software/hardware co-optimization. Po-An received his S.M. and Ph.D. in EECS from MIT, advised by Professor Daniel Sanchez.



   Research Area(s)

[Computer Architecture](/research-area/computer-architecture)

 

 

  

 Main Field of Interest

[Computer Architecture](/research-area/computer-architecture)

 

  

 Google Scholar

[https://scholar.google.com/citations?user=C5YtXyMAAAAJ&hl](https://scholar.google.com/citations?user=C5YtXyMAAAAJ&hl)

 

  

 

 

 



 ### Publications

 

### 2022 

[Demystifying Map Space Exploration for NPUs](/publication/2022-11_demystifying-map-space-exploration-npus)

Sheng-Chun Kao, [Angshuman Parashar](/person/angshuman-parashar), [Po-An Tsai](/person/po-an-tsai), Tushar Krishna



[International Symposium on Workload Characterization (IISWC)](https://ieeexplore.ieee.org/document/9975389)









[Sparseloop: An Analytical Approach to Sparse Tensor Accelerator Modeling](/publication/2022-10_sparseloop-analytical-approach-sparse-tensor-accelerator-modeling)

Yannan Nellie Wu, [Po-An Tsai](/person/po-an-tsai), [Angshuman Parashar](/person/angshuman-parashar), Vivienne Sze, [Joel Emer](/person/joel-emer)



[International Symposium on Microarchitecture (MICRO)](https://ieeexplore.ieee.org/document/9923807)



Distinguished Artifact award





[Ruby: Improving Hardware Efficiency for Tensor Algebra Accelerators Through Imperfect Factorization](/publication/2022-06_ruby-improving-hardware-efficiency-tensor-algebra-accelerators-through)

Mark Horeni, Pooria Taheri, [Po-An Tsai](/person/po-an-tsai), [Angshuman Parashar](/person/angshuman-parashar), [Joel Emer](/person/joel-emer), Siddharth Joshi



[International Symposium on Performance Analysis of Systems and Software (ISPASS)](https://ieeexplore.ieee.org/document/9804679)









[SIMD^2: A Generalized Matrix Instruction Set for Accelerating Tensor Computation beyond GEMM](/publication/2022-06_simd2-generalized-matrix-instruction-set-accelerating-tensor-computation-beyond)

Yunan Zhang, [Po-An Tsai](/person/po-an-tsai), Hung-Wei Tseng



[International Symposium on Computer Architecture (ISCA)](https://dl.acm.org/doi/10.1145/3470496.3527411)









### 2021 

[Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Accelerators](/publication/2021-09_union-unified-hw-sw-co-design-ecosystem-mlir-evaluating-tensor-operations)

Geonhwa Jeong, Gokcen Kestor, Prasanth Chatarasi, [Angshuman Parashar](/person/angshuman-parashar), [Po-An Tsai](/person/po-an-tsai), Sivasankaran Rajamanickam, Roberto Gioiosa, Tushar Krishna



[Parallel Architectures and Compilation Techniques (PACT)](https://ieeexplore.ieee.org/document/9563040)









[Sparseloop: An Analytical, Energy-Focused Design Space Exploration Methodology for Sparse Tensor Accelerators](/publication/2021-04_sparseloop-analytical-energy-focused-design-space-exploration-methodology)

Yannan Nellie Wu, [Po-An Tsai](/person/po-an-tsai), [Angshuman Parashar](/person/angshuman-parashar), Vivienne Sze, [Joel Emer](/person/joel-emer)



[International Symposium on Performance Analysis of Systems and Software (ISPASS)](https://ieeexplore.ieee.org/document/9408213)









[Mind Mappings: Enabling Efficient Algorithm-Accelerator Mapping Space Search](/publication/2021-04_mind-mappings-enabling-efficient-algorithm-accelerator-mapping-space-search)

Kartik Hegde, [Po-An Tsai](/person/po-an-tsai), Sitao Huang, Vikas Chandra, [Angshuman Parashar](/person/angshuman-parashar), Christopher W. Fletcher



[International Conference on Architectural Support for Programming Languages and…](https://dl.acm.org/doi/10.1145/3445814.3446762)









[Hardware Abstractions for Targeting EDDO Architectures with the Polyhedral Model](/publication/2021-01_hardware-abstractions-targeting-eddo-architectures-polyhedral-model)

[Angshuman Parashar](/person/angshuman-parashar), Prasanth Chatarasi, [Po-An Tsai](/person/po-an-tsai)



[International Workshop on Polyhedral Compilation Techniques (IMPACT)](https://acohen.gitlabpages.inria.fr/impact/impact2021/)









### 2020 

[Safecracker: Leaking Secrets through Compressed Caches](/publication/2020-03_safecracker-leaking-secrets-through-compressed-caches)

[Po-An Tsai](/person/po-an-tsai), Andres Sanchez, Christopher W. Fletcher, Daniel Sanchez



[International Conference on Architectural Support for Programming Languages and…](https://dl.acm.org/doi/10.1145/3373376.3378453)



IEEE Micro Top Picks in Computer Architecture