Research

Implementing Sparse Matrix-Vector Multiplication on Throughput-Oriented Processors

"Implementing Sparse Matrix-Vector Multiplication on Throughput-Oriented Processors"
Nathan Bell (NVIDIA), Michael Garland (NVIDIA), in Proc. Supercomputing '09, November 2009
Research Area:
Author(s): Nathan Bell (NVIDIA), Michael Garland (NVIDIA)
Date: November 2009
Download(s):
Paper (PDF)Paper (ACM Digital Library)MatricesSource Code
 
Abstract:

Sparse matrix-vector multiplication (SpMV) is of singular importance in sparse linear algebra. In contrast to the uniform regularity of dense linear algebra, sparse operations encounter a broad spectrum of matrices ranging from the regular to the highly irregular. Harnessing the tremendous potential of throughput-oriented processors for sparse operations requires that we expose substantial fine-grained parallelism and impose sufficient regularity on execution paths and memory access patterns. We explore SpMV methods that are well-suited to throughput-oriented architectures like the GPU and which exploit several common sparsity classes. The techniques we propose are efficient, successfully utilizing large percentages of peak bandwidth. Furthermore, they deliver excellent total throughput, averaging 16 GFLOP/s and 10 GFLOP/s in double precision for structured grid and unstructured mesh matrices, respectively, on a GeForce GTX 285. This is roughly 2.8 times the throughput previously achieved on Cell BE and more than 10 times that of a quad-core Intel Clovertown system.