A 28nm 2Mbit 6T SRAM with Highly Configurable Write Assist Implementation and Capacitor Based Sense Amplifier Input Offset Compen

Authors

Mahmut Sinangil (NVIDIA)
John Poulton (NVIDIA)
Andy Gotterba (NVIDIA)
Jesse Wang (NVIDIA)
Jason Golbus (NVIDIA)

Publication Date

Research Area