Publications | Research

7 results found
Circuits and VLSI Design

Clear all

2026

A 0.416-pJ/b, 32-Gb/s 3D-Stacked Optical NRZ Receiver with −18.5-dBm OMA Sensitivity Using Self-Timed Decision Feedback Equalization

Li Xu, Sanquan Song, Nikola Nedovic, Georgios Kalogerakis, Nandish Mehta, Angad Rekhi, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Ben Lee, Trey Greer, John Poulton, Tom Gray

A 32Gb/s Optical Receiver Utilizing a Differential TIA with −17.3dBm Sensitivity in a 3D-Stacked Silicon Photonics Platform

Georgios Kalogerakis, Sanquan Song, Li Xu, Nandish Mehta, Angad Rekhi, Nikola Nedovic, Ben Lee, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Trey Greer, Tom Gray

Design and Packaging of a DWDM CW-DFB Laser Array for Co-Integrated Optical Interconnects

Nandish Mehta, Ward Lopes, Ben Lee, Tom Gray, Ryosuke Hatai

A 256 Gb/s DWDM Optical I/O in a 3D-stacked EIC/PIC Silicon Photonics Platform

Nandish Mehta, Angad Rekhi, Nikola Nedovic, Sanquan Song, Ben Lee, Georgios Kalogerakis, Li Xu, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Trey Greer, Tom Gray

Inverse-Designed Etch-Stable Ring Modulators

Peng Sun, Brett Klehn, Calvin Ma, Vesselin Velev, Itamar Priel, Liron Gantz

Alpha-Vision: A Real-Time Always-on Vision Processor with 787µs Face Detection Latency in <5mW

Ben Keller, Rangharajan Venkatesan, Steve Dai, Jason Clemons, Matt Fojtik, Muya Chang, Thierry Tambe, Nathaniel Pinckney, Stephen Tell, Qijing Jenny Huang, Shalini De Mello, Brucek Khailany

A 32 Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology

Sanquan Song, Nandish Mehta, Nikola Nedovic, Angad Rekhi, Georgios Kalogerakis, Li Xu, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Ben Lee, Trey Greer, Tom Gray