Publications | Research

124 results found
Circuits and VLSI Design

Clear all

Circuits and VLSI Design

2026

A 0.416-pJ/b, 32-Gb/s 3D-Stacked Optical NRZ Receiver with −18.5-dBm OMA Sensitivity Using Self-Timed Decision Feedback Equalization

Li Xu, Sanquan Song, Nikola Nedovic, Georgios Kalogerakis, Nandish Mehta, Angad Rekhi, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Ben Lee, Trey Greer, John Poulton, Tom Gray

A 32Gb/s Optical Receiver Utilizing a Differential TIA with −17.3dBm Sensitivity in a 3D-Stacked Silicon Photonics Platform

Georgios Kalogerakis, Sanquan Song, Li Xu, Nandish Mehta, Angad Rekhi, Nikola Nedovic, Ben Lee, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Trey Greer, Tom Gray

Design and Packaging of a DWDM CW-DFB Laser Array for Co-Integrated Optical Interconnects

Nandish Mehta, Ward Lopes, Ben Lee, Tom Gray, Ryosuke Hatai

A 256 Gb/s DWDM Optical I/O in a 3D-stacked EIC/PIC Silicon Photonics Platform

Nandish Mehta, Angad Rekhi, Nikola Nedovic, Sanquan Song, Ben Lee, Georgios Kalogerakis, Li Xu, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Trey Greer, Tom Gray

Inverse-Designed Etch-Stable Ring Modulators

Peng Sun, Brett Klehn, Calvin Ma, Vesselin Velev, Itamar Priel, Liron Gantz

Alpha-Vision: A Real-Time Always-on Vision Processor with 787µs Face Detection Latency in <5mW

Ben Keller, Rangharajan Venkatesan, Steve Dai, Jason Clemons, Matt Fojtik, Muya Chang, Thierry Tambe, Nathaniel Pinckney, Stephen Tell, Qijing Jenny Huang, Shalini De Mello, Brucek Khailany

A 32 Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology

Sanquan Song, Nandish Mehta, Nikola Nedovic, Angad Rekhi, Georgios Kalogerakis, Li Xu, Brian Zimmer, Stephen Tell, Yoshi Nishi, Xi Chen, Ward Lopes, Ben Lee, Trey Greer, Tom Gray

2025

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures

Yunsheng Bai, Ghaith Bany Hamad, Chia-Tung (Mark) Ho, Syed Suhaib, Mark Haoxing Ren

A Roadmap Toward Sub 1pJ/b Optical Interconnect

Shai Cohen, Ben Lee, Sanquan Song, Angad Rekhi, Peng Sun, Nandish Mehta, Nikola Nedovic, Georgios Kalogerakis, Li Xu, Trey Greer, Tom Gray

Carrier Photogeneration Impact on Ring Dynamics

Nikola Nedovic, Nandish Mehta, Angad Rekhi, Liron Gantz

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems

Zhongzhi Yu, Mingjie Liu, Michael Zimmer, Yingyan (Celine) Lin, Yong Liu, Mark Haoxing Ren

AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTL

Yunsheng Bai, Ghaith Bany Hamad, Syed Suhaib, Mark Haoxing Ren

GEM: GPU-Accelerated Emulator-Inspired RTL Simulation

Zizheng Guo, Yanqing Zhang, Mark Haoxing Ren

Best Paper Award Nomination at DAC, 2025

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design

Chia-Tung (Mark) Ho, Jing Gong, Yunsheng Bai, Chenhui Deng, Mark Haoxing Ren, Brucek Khailany

All-SMF Arrays for Co-Packaged Optics: Optimizing Cost, Complexity and Performance

Nandish Mehta, Segev Zarkovsky, Ben Lee, Raymond Chen, Shai Cohen, Liron Gantz, Tom Gray

Overcoming Challenges of Co-integrated Optics to Advance Accelerated Computing

Nandish Mehta, Ben Lee

2024

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent

Chen-Chia Chang, Chia-Tung (Mark) Ho, Yaguang Li, Yiran Chen, Mark Haoxing Ren

VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool

Chia-Tung (Mark) Ho, Mark Haoxing Ren, Brucek Khailany

Large Language Model (LLM) for Standard Cell Layout Design Optimization

Chia-Tung (Mark) Ho, Mark Haoxing Ren

Best Paper Award

GL0AM: GPU Accelerated Gate Level Logic Simulator

Yanqing Zhang, Mark Haoxing Ren, Brucek Khailany

Learning to Compare Hardware Designs for High-Level Synthesis

Yunsheng Bai, Atefeh Sohrabizadeh, Zijian Ding, Rongjian Liang, Weikai Li, Ding Wang, Mark Haoxing Ren, Yizhou Sun, Jason Cong

A 0.190-pJ/bit 25.2-Gb/s/wire Inverter-Based AC-Coupled Transceiver for Short-Reach Die-to-Die Interfaces in 5-nm CMOS

Yoshinori Nishi, John W. Poulton, Xi Chen, Sanquan Song, Brian Zimmer, Walker Turner, Stephen Tell, Nikola Nedovic, John Wilson, William Dally, Tom Gray

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation

Yingjie Li, Anthony Agnesina, Yanqing Zhang, Mark Haoxing Ren, Cunxi Yu

Novel Transformer Model Based Clustering Method for Standard Cell Design Automation

Chia-Tung (Mark) Ho, Ajay Chandna, David Guan, Alvin Ho, Minsoo Kim, Yaguang Li, Mark Haoxing Ren

ISPD

Best Paper Award

MedPart: A Multi-Level Evolutionary Differentiable Hypergraph Partitioner

Rongjian Liang, Anthony Agnesina, Mark Haoxing Ren

GPU/ML-Enhanced Large Scale Global Routing Contest

Rongjian Liang, Anthony Agnesina, Wen-Hao Liu, Mark Haoxing Ren

2023

CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization

Rongjian Liang, Anthony Agnesina, Geraldo Pradipta, Vidya A. Chhabria, Mark Haoxing Ren

ChipNeMo: Domain-Adapted LLMs for Chip Design

Mingjie Liu, Teo Ene, Robert Kirby, Chris Cheng, Nathaniel Pinckney, Rongjian Liang, Jonah Alben, Himyanshu Anand, Sanmitra Banerjee, Ismet Bayraktaroglu, Bonita Bhaskaran, Bryan Catanzaro, Arjun Chaudhuri, Sharon Clay, Bill Dally, Laura Dang, Parikshit Deshpande, Siddhanth Dhodhi, Sameer Halepete, Eric Hill, Jiashang Hu, Sumit Jain, Brucek Khailany, George Kokai, Kishor Kunal, Xiaowei Li, Charley Lind, Hao Liu, Stuart Oberman, Sujeet Omar, Sreedhar Pratty, Jonathan Raman, Ambar Sarkar, Zhengjiang Shao, Hanfei Sun, Pratik P Suthar, Varun Tej, Walker Turner, Kaizhe Xu, Mark Haoxing Ren

A microring resonator-based clock-forwarded DWDM optical interconnect in a monolithic silicon photonics process

Nandish Mehta, Angad Rekhi, Nikola Nedovic, Stephen Tell, Sanquan Song, Tom Gray

VerilogEval: Evaluating Large Language Models for Verilog Code Generation

Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, Mark Haoxing Ren

Late Breaking Results: Test Selection For RTL Coverage By Unsupervised Learning From Fast Functional Simulation

Rongjian Liang, Nathaniel Pinckney, Yuji Chai, Mark Haoxing Ren, Brucek Khailany

Efficient Transformer Inference with Statically Structured Sparse Attention

Steve Dai, Hasan Genc, Rangharajan Venkatesan, Brucek Khailany