Research Labs
All Research Labs
3D Deep Learning
Applied Research
Autonomous Vehicles
Deep Imagination
Publications
AI Playground
New and Featured
AI Art Gallery
NGC Demos
Research Areas
AI & Machine Learning
3D Deep Learning
Computer Vision
Robotics
All Areas
Careers
Academic Collaborations
Government Collaborations
Graduate Fellowship
Internships
Research Openings
Research Scientists
Meet the Team
Licensing
Skip to main content
Artificial Intelligence Computing Leadership from NVIDIA
Login
Research Labs
All Research Labs
3D Deep Learning
Applied Research
Autonomous Vehicles
Deep Imagination
Publications
AI Playground
New and Featured
AI Art Gallery
NGC Demos
Research Areas
AI & Machine Learning
3D Deep Learning
Computer Vision
Robotics
All Areas
Careers
Academic Collaborations
Government Collaborations
Graduate Fellowship
Internships
Research Openings
Research Scientists
Meet the Team
Licensing
Search
Search
Enter the terms you wish to search for.
Publications
Our publications provide insight into some of our leading-edge research.
Filters
Search
Apply
Filters
Filters
Publication Year
2025
(1)
2024
(9)
2023
(18)
2022
(20)
2021
(12)
2020
(12)
2019
(12)
2018
(6)
2017
(3)
2016
(6)
2015
(2)
2014
(1)
2013
(3)
2010
(1)
2007
(1)
Facet Publication Year
Research Areas
Circuits and VLSI Design
(107)
Artificial Intelligence and Machine Learning
(52)
Computer Architecture
(16)
Generative AI
(9)
Algorithms and Numerical Methods
(7)
High Performance Computing
(1)
Resilience and Safety
(1)
VR, AR and Display Technology
(1)
Events
ISPD
(7)
NeurIPS
(1)
107 results found
Circuits and VLSI Design
Clear all
Circuits and VLSI Design
2016
Current parking regulator for zero droop/overshoot load transient response
Sudhir Kudva
,
William Dally
,
Trey Greer
,
Tom Gray
A 6.5-to-23.3fJ/b/mm Balanced Charge-Recycling Bus in 16nm FinFET CMOS at 1.7-to-2.6Gb/s/wire with Clock Forwarding and Low-Crosstalk Contraflow Wiring
John Wilson
,
Matt Fojtik
, John Poulton,
Xi Chen
,
Stephen Tell
,
Trey Greer
,
Tom Gray
,
William Dally
A 28nm 2Mbit 6T SRAM with Highly Configurable Write Assist Implementation and Capacitor Based Sense Amplifier Input Offset Compen
Mahmut Sinangil, John Poulton,
Matt Fojtik
,
Trey Greer
,
Stephen Tell
, Andy Gotterba, Jesse Wang, Jason Golbus,
William Dally
,
Tom Gray
2015
A Pausible Bisynchronous FIFO for GALS Systems
Ben Keller,
Matt Fojtik
,
Brucek Khailany
High-speed Low-power On-chip Global Signaling Design Overview
Xi Chen
,
John Wilson
, John Poulton, Rizwan Bashirullah,
Tom Gray
2014
A Reverse Write Assist Circuit for SRAM Dynamic Write VMIN Tracking using Canary SRAMs
Arijit Banerjee, Mahmut Sinangil, John Poulton,
Tom Gray
, Ben Calhoun
2013
A 0.54 pJ/b 20 Gb/s Ground-Referenced Single-Ended Short-Reach Serial Link in 28 nm CMOS for Advanced Packaging Applications
John Poulton,
William Dally
,
Xi Chen
, John Eyles,
Trey Greer
,
Stephen Tell
,
John Wilson
,
Tom Gray
21st Century Digital Design Tools
William Dally
, Chris Malachosky,
Steve Keckler
A 0.54pJ/b 20Gb/s Ground-Referenced Single-Ended Short-Haul Serial Link in 28nm CMOS for Advanced Packaging Applications
John Poulton,
William Dally
,
Xi Chen
, John Eyles,
Trey Greer
,
Stephen Tell
,
Tom Gray
2010
The Even/Odd Synchronizer: A Fast, All-Digital Periodic Synchronizer
William Dally
,
Stephen Tell
2007
A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS
John Poulton, Robert Palmer, Andy Fuller,
Trey Greer
, John Eyles,
William Dally
, Mark Horowitz
Pagination
First page
« First
Previous page
‹ Previous
Page
1
Page
2
Page
3
Current page
4